ABSTRACT Networks of weakly coupled oscillators are special cases of Hopfield networks and as such may be used in building physical systems capable of associative memory recall and pattern recognition. However, the existing architectures are not suitable for hardware implementation mainly due to the complexity of required couplings between the oscillators. In this paper, we propose an alternative way of using coupled oscillators in what we call ''discriminant circuits'' in analogy to the concept of ''discriminant functions'' in the field of artificial intelligence and machine learning. The main advantage of our system is in the simplicity of its architecture, which relies only on local couplings between adjacent oscillators. Using this architecture, we design a network of coupled CMOS oscillators as the core of a physical non-Boolean pattern recognition engine. The simplicity of the proposed circuit makes it readily implementable on any standard
I. INTRODUCTION
R ECENTLY, there has been a rise of interest in using coupled oscillators as non-Boolean processors [1] - [6] . Non-Boolean processing refers to a set of computational tasks that are usually associated with the realm of artificial intelligence and machine learning, such as pattern recognition and associative memory recall. What these computational problems have in common is the inefficiency, if not impossibility, of developing algorithms based solely on combinational (Boolean) logic for their solutions.
Networks of coupled oscillators have already been studied as special examples of Hopfield [7] - [9] networks that are famously capable of image reconstruction and associative memory recall [10] , [11] , [13] , [14] . However, it is difficult to see how these theoretical considerations can be used to realize a physical associative memory engine. The main reason for this is that in general, a network of n oscillators requires n 2 programmable connections between oscillators [11] , [12] . This can be easily seen from the well-known Hebbian learning rule [11] , [13] , which determines the coupling properties of the network and is formulated as
where C ij is a complex number that determines the properties (strength and inherent phase shift) of the coupling from the jth to the ith oscillator, ξ (k) denotes the kth pattern to be stored in the network, and m is the total number of patterns to be stored. A short derivation of Hebbian learning rule from the Kuramoto [15] - [17] model of weakly coupled oscillators is presented in the Supplementary Material.
Hoppensteadt et al. [11] proposed an elegant way of bypassing the connectivity problem in the networks of coupled oscillators. In their approach, there are no direct connections between the oscillators and instead they are all coupled through a shared medium. The shared medium, however, needs to be excited by a carefully constructed signal so that the final mathematical equations governing the dynamics of oscillators are identical to that of the fully connected network with coupling coefficients given by (1) . This approach does not fully solve the connectivity problem and instead trades it with another, perhaps equally hard, problem of generating the required global signal that excites the shared medium [11] . Also the network design becomes complicated for larger n, making it difficult to realize large networks of coupled oscillators [11] . The possibility that oscillators will be connected to the shared medium by wires of different lengths that will also have different signal delays is a reason for concern. In fact, a physical implementation of this idea as reported in [14] was limited to a network of eight oscillators and also required an off-chip signal generator for exciting the shared medium.
In the Supplementary Material, we also show how the problem of spurious pattern storage [8] , [9] naturally arises as a consequence of the Hebbian learning rule for weakly coupled oscillators. The number of stored spurious patterns quickly increases with the number of desired stored patterns [8] , imposing additional limitations on the storage capacity of such networks.
Alternatively, an effective and widely adopted approach for solving a variety of pattern recognition problems is to use ''discriminant functions'' or more generally ''artificial neural networks'' [18] - [20] .
The basic idea of discriminant function approach is to start with a function with some free parameters and then tune these parameters so that the function's output mainly depends on the particular ''class'' to which its input belongs. As an example, suppose we want to distinguish between input patterns belonging to two classes, 1 , 2 , using a discriminant function approach. We show the discriminant function by f (x, η) where η is a vector of the free parameters of the function and x is the function's input. To make f (x, η) a good discriminant function, one possibility is to look for a vector η such that
The process of finding vector η in above-mentioned is called the ''training phase.'' After training is complete, we can reliably use f (x, η) as a discriminant function to classify input patterns to either class 1 or 2 by only looking at the sign of f (x, η).
Building upon the idea of discriminant functions, we propose to use the term ''discriminant circuit'' to describe any physical circuit with some free control parameters that can be used in pattern recognition applications. The control parameters of a discriminant circuit should similarly be tuned such that the circuit's output depends mainly on some collective property of its input signals. The circuit's output signal can then be used to distinguish different input patterns from each other.
While complex software algorithms, enjoying access to several layers of arbitrary discriminant functions, provide the greatest degree of flexibility, discriminant circuits would offer much faster processing speeds. Convergence to the final steady state in the networks of coupled oscillators typically takes a few hundred oscillation cycles. Therefore, faster processing speeds are achieved if oscillators with higher free running frequencies are used in forming the network. It is also worth mentioning that while it is true that convergence to the steady state may take longer in longer chains of coupled oscillators, the average convergence time does not seem to get impractically long. In fact, our numerical simulations showed that in changing the length of an oscillator chain from 25 to 50 to 100, the median of the (normalized) convergence time increased from 93.75 to 112.3 and 128.8 (normalized time units), respectively. That is to say, the median convergence time seems to rise sublinearly with the chain size.
The rest of this paper is organized as follows. In Section II, we study the nonlinear dynamics of two coupled oscillators and show how arbitrary phase shifts can be enforced between them by controlling the ratio of two different coupling channel strengths. Accurate circuit simulation results using the device models of ST Bi-COMS 130-nm technology show remarkable agreement between the mathematical model and the simulated behavior of the circuit. In Section III, we present a simple chain of coupled oscillator with tunable coupling parameters as a discriminant circuit and show how it can be used to realize the core of a nonBoolean pattern recognition engine with CMOS oscillators. The simplicity of the coupling structure makes the proposed circuit design readily implementable in any standard CMOS technology. Finally, Section IV discusses future research directions and concludes this paper.
II. NONLINEAR DYNAMICS OF TWO COUPLED OSCILLATORS
In this section, we study the nonlinear dynamics of two weakly coupled oscillators using the ''phase-reduced,'' or perhaps better known ''Kuramoto,'' model [15] - [17] . In particular, we analyze the case where two symmetric coupling channels exist between the oscillators and show how by controlling the ratio of the two coupling mode strengths, arbitrary phase shifts are enforced between the oscillators.
The celebrated Kuramoto's approximation to the dynamics of two weakly coupled oscillators with a ''symmetric'' coupling gives [17] 
where, as shown in Fig. 1 , θ 1 and θ 2 are the phase variables associated with the two oscillators, and k and ψ show the strength and inherent phase shift of the coupler, respectively. As a consequence of symmetric coupling assumption [13] , [17] , the inherent phase shift term ψ appears in the first equation with a minus sign and in the second equation with a plus sign, consistent with the reference direction of coupling shown by the arrow in Fig. 1 . With reference 
Therefore, the dynamics of the relative phase shift between the oscillators, ϕ = θ 2 − θ 1 , is governed bẏ
We now proceed to find the steady-state solution of (4). First, notice that a Lyapunov function [21] exists for this system, which guarantees convergence to steady state
In order to get a final closed formula for ϕ, it is better to rewrite E(ϕ) using Euler's formula
Simple algebraic manipulation reveals that steady-state condition, (dE/dϕ) = 0, gives
Since the left-and right-hand sides of the above-mentioned equation are complex conjugates of each other, they should be purely real to be equal, that is
There are only two possibilities for ϕ to satisfy this requirement
On the other hand, the stability condition, (d 2 E/dϕ 2 ) > 0, implies
Therefore, the stable steady-state phase shift between the oscillators is
The above-mentioned result has an interesting intuitive interpretation: if one considers the effect of each coupling channel in Fig. 2 separately, it is easy to see that the top coupling pushes the relative phase shift between the two oscillators to ψ a , whereas the bottom coupler pulls it toward ψ b .
In the presence of both coupling channels, the final phase shift can be found from the weighted vector superposition shown in Fig. 3 . It is not difficult to realize different coupling channels between physical oscillators. In a three-stage CMOS ring VOLUME 3, 2017 oscillator shown in Fig. 4 , adjacent inverter gate voltages naturally have a phase shift of 2π/3 with respect to each other and therefore depending on which points of two such oscillators are connected via a resistor, different coupling modes can be realized. For example, if only the middle coupling in Fig. 4 is active, then θ 2 + 2π/3 should eventually become equal to θ 1 to minimize the energy loss in the resistive connection between the two oscillators. This condition is then consistent with having ψ = 2π/3 in (2). Similarly, one can argue that the leftmost and rightmost couplings shown in Fig. 4 have inherent phase shifts of 0 and 4π/3, respectively.
The circuit level schematic of the coupled ring structure is shown in Fig. 5 . The three inverter gates in oscillators (1) and (2) are labeled as 1A, 1B, and 1C and 2A, 2B, 2C, respectively. The input terminals of the two couplers in the middle are likewise labeled to imply connectivity to the respective oscillator terminals without drawing explicit wire connections. The couplers are CMOS transmission gates, which are essentially resistors that can be digitally switched ON or OFF by their gate control voltages, S 1 and S 2 . Since conductance of transistors are to the first-order proportional to their aspect ratios, (W /L), a discrete set of coupling strengths can be realized for each coupling channel by laying out a bank of differently sized transmission gates on chip. The strength of each coupling channel can then be digitally controlled by activating the transmission gate with the desired size from this available set.
The circuit in Fig. 5 has been simulated using accurate device models of ST BiCMOS 130-nm technology in Cadence Virtuoso. As can be seen from Fig. 6 , the simulated steady-state phase shifts of oscillators agree very well with what (5) predicts.
III. PATTERN RECOGNITION WITH COUPLED OSCILLATOR CHAINS
In this section, we generalize the case of two coupled oscillators to a chain of coupled oscillators and show how this structure can be used as a ''discriminant circuit'' in the sense we explained in Section I. Fig. 7 shows a folded chain of 16 ring oscillators where two types of tunable couplers, ''input'' and ''training'' couplers, are available in each link. The system response is defined as the phase shift between the oscillators at the two ends of the chain, which is shown by ϕ. In a simply connected chain of N oscillators, there are exactly l = N − 1 links and therefore l different instances of ''input'' and ''training'' couplers each. For a practical implementation, it is best to fold the chain into a rectangular configuration similar to what is shown in Fig. 7 to make the actual layout as compact as possible. In the Supplementary Material, we outline the general way of constructing such folded chains for rectangular networks of oscillators with even number of rows and columns.
The ''input couplers'' have zero inherent phase shift and their strengths, a k , are determined by a given 2-D input Intuitively, we expect that since there are no closed loops in the folded chain structure, the phase shifts in each link can be independently set to
so as to minimize the total Lyapunov energy of the chain. Consequently, a simple formula for the circuit output, ϕ, as a function of the circuit coupling parameters exists
If we had closed loops in the network, a constrained minimization using Lagrange multipliers would be necessary to ensure that sum of phase shifts around each loop would add up to some multiple of 2π , and (6) would not necessarily be valid. A more formal derivation of (6) can be found in the Supplementary Material. It is perhaps best to explain the circuit's operation with the aid of an example: suppose we want to train a coupled oscillator chain network to distinguish some alphabet letters irrespective of their orientation. To be more specific, imagine that we want to classify the 32, 20 × 20 pixel images of four alphabet letters shown in Fig. 8 . As explained before, the input coupler strengths, a k , are dictated by the input image. That is, we assign each a k to one pixel in the input image and set its (normalized) value to a minimum of say, 0.1, if the corresponding pixel is a logical zero or a maximum of 1 if the corresponding pixel is a logical one. Although we are assuming that the input pattern is a binary image for simplicity in this example, this is not essential to the circuit's operation and, in general, a k parameters can assume gray-scale values.
Our objective in the ''training phase'' is to find a good choice of training coupler strengths, b k , that would result in a discriminatory response of the circuit. For example, a good discriminatory circuit response happens when ϕ is concentrated around 0, 90 o , 180 o , 270 o for the given samples of A, B, C, D, respectively.
A practical training algorithm should also be limited to a finite choice of b k parameters from some available set of coupling strengths. We may thus define ''training resolution'' as the total number of bits allowed in specifying b k parameters. VOLUME 3, 2017
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The system response to each input can be visually represented by placing a dot at an angle of ϕ on a unity circle where ϕ is calculated by (6) . This visual representation is used in Fig. 9 to show constant improvement in the discriminatory behavior of the circuit with finer resolutions allowed in the training. The above-mentioned example is just meant to illustrate the operation of coupled oscillator chain as a ''discriminant circuit'' and should not be considered a complete pattern recognition system in itself. In particular, since there is no ''preprocessing'' or ''feature extraction'' [18] , [19] steps involved, the system is prone to the infamous curse of dimensionality problem [18] , [19] . In other words, the network parameters may currently be overfitted to give perfect outputs for the given samples in the training set but that makes the system more vulnerable to noise and random distortions and degrades its ability to perform useful ''generalizations'' [18] , [19] .
While it is certainly more convenient to have only one discriminant circuit that classifies several different objects, it is perhaps better to have a network of discriminant circuits where each circuit is specially trained in recognizing just one particular object. A collaborative network of such specialized, discriminant circuits would then become a more powerful pattern recognition engine.
This strategy not only increases the total number of samples of each object that the system would be able to recognize after training, but also has the added benefit of simplifying the final circuit block that is necessary to interpret different values of ϕ for either positive or negative classifications. This is so because a simple ''phase frequency detector'' (PFD) found in standard ''phase-locked loops'' [22] - [24] designs can be integrated with the circuit to determine whether ϕ is within some designated range or not. The output of the PFD block determines whether the circuit ''recognizes'' or ''rejects'' a pattern given to it for classification. Of course, as shown in Fig. 10 , a successful training should be able to find a set of b k parameters that results in ϕ to be within the designated range for all the samples used in training. It should be noted, however, that different discriminant circuits do not necessarily need to correspond to different physical instances on a chip. A single discriminant circuit can be sequentially loaded with the right training parameters developed for different objects to determine their presence in a given image.
The general way of using chains of coupled oscillators for pattern classification can thus be summarized as follows.
Let us show the object 2 we want the circuit to recognize by ξ . We also assume that several examples of ξ , which we show by ξ (1) . . . ξ (m) , are given that can be used in ''training.'' We pick a target value for the circuit's output signal, ϕ = ϕ 0 , load the network's a k parameters with each of the patterns ξ (1) . . . ξ (m) , and try to find a single set of b k parameters that would result in the circuit producing an output in the vicinity of ϕ 0 for every ξ (1) . . . ξ (m) . We store the above-mentioned set of b k parameters in some library as the ''training template'' for ξ and call it b ξ for future reference.
Later, when an unidentified image, χ, is presented to the system by loading the corresponding values of a k parameters, we use the set b ξ from above-mentioned and see if ϕ happens to fall into the vicinity of ϕ 0 . That is, we now have a testing method, which we may call the ''recognize/reject'' test for pattern ξ . If the result of the ''recognize/reject'' test is positive, then χ is identified as another instance of ξ . Otherwise, χ is considered to be an object different than ξ and consequently the next training template in the library is used to seek a match.
There still remains a couple of issues with our structure that need to be addressed at this point. These are what we may call the problems of ''false'' and ''ambiguous '' classifications and are analogous to the problem of ''spurious storage'' in Hopfield networks.
False classification happens when a pattern not similar to ξ (1) . . . ξ (m) is labeled as another example of ξ . This is possible to happen, because b ξ was developed during the training phase to make sure that when input image happens to be any one of ξ (1) . . . ξ (m) , then ϕ ≈ ϕ 0 without necessarily preventing other, perhaps unrelated, images to result in producing the same values of ϕ.
Ambiguous classification is a consequence of false classification problem and happens when an input image, χ, can be classified as an instance of more than on object, say both ξ and λ, because with both b ξ and b λ , the circuit output, ϕ, falls into the vicinity of ϕ 0 .
Fortunately, there is an easy fix to the problem of false classification in our system. As shown in Fig. 11 , the solution is to find multiple, independent training templates, b
0 , . . . and require passing several ''recognize/reject'' tests using these templates before an object is positively classified as ξ . Numerical simulations confirm (see Fig. 12 ) that chances of false classification decreases rapidly (the fitted curve is an exponential) as more training templates are developed and consequently more ''recognize/reject'' tests are used for any positive classification.
As a final note, we investigate the storage capacity of a discriminant circuit, which can be defined as the maximum number of samples of a single object for which the network can be successfully trained (see Fig.10 ). In a realistic application, different sample images used in training the network for identification of a particular object may be highly correlated with each other, which should make it easier to find a single training template that gives the desired circuit output for all of them. In quantifying the storage capacity of our network, however, we assume a more pessimistic situation where sample images used for training are totally uncorrelated to see if the network can still be successfully trained. We leave the details of the training algorithm that is written as an MATLAB code for the interested reader in the Supplementary Material. Also a complete version of the MATLAB code used for quantifying the network's storage capacity is attached to this paper. The result of these numerical experiments is shown in Fig. 13 and can be summarized as follows. Interestingly, the MATLAB simulation results indicate that the reliable storage capacity of network, which can be defined as the maximum value of x for which the training success rate is close to 1, increases with the network size and is more than 0.25 for N = 64.
IV. CONCLUSION
In conclusion, in this paper, we introduced the concept of ''discriminant circuit,'' proposed a novel way of controlling relative phase shifts between CMOS ring oscillators with arbitrary resolution, and showed how a simply connected chain of coupled oscillators can be employed as an ultrafast pattern classifier engine. The fast processing is due to the fact that the settling time for the coupled oscillator chain, i.e., for the link phase shifts to reach their final values, is typically on the order of a few hundreds oscillation periods. An important characteristic of this paper is the simplicity of the circuit architecture, which relies only on local couplings between adjacent oscillators and is readily implementable on any standard CMOS technology. As for future research directions, a prototype version of the circuit should be fabricated and tested. The circuit should then be used in conjunction with other standard pattern recognition techniques, like preprocessing and feature extraction, to be applied to more realistic pattern recognition examples. Also, while the focus in this paper was on coupled oscillators, a discriminant circuit can be built with other physical components that would result in even simpler and more compact designs. An example worth considering would be a tunable RC network with R and C values acting as ''input'' and ''training'' parameters and the circuit's cutoff frequency as the discriminant circuit's output. His current research interest is in the study of electrical coupled oscillators and their various practical applications in engineering, specifically in designing non-Boolean/associative processors and phased array systems.
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